Clone of mesa.
Você não pode selecionar mais de 25 tópicos Os tópicos devem começar com uma letra ou um número, podem incluir traços ('-') e podem ter até 35 caracteres.

radeon_vtxfmt_sse.c 7.5KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236
  1. /* $XFree86: xc/lib/GL/mesa/src/drv/radeon/radeon_vtxfmt_sse.c,v 1.1 2002/10/30 12:51:58 alanh Exp $ */
  2. /**************************************************************************
  3. Copyright 2000, 2001 ATI Technologies Inc., Ontario, Canada, and
  4. Tungsten Graphics Inc., Cedar Park, Texas.
  5. All Rights Reserved.
  6. Permission is hereby granted, free of charge, to any person obtaining
  7. a copy of this software and associated documentation files (the
  8. "Software"), to deal in the Software without restriction, including
  9. without limitation the rights to use, copy, modify, merge, publish,
  10. distribute, sublicense, and/or sell copies of the Software, and to
  11. permit persons to whom the Software is furnished to do so, subject to
  12. the following conditions:
  13. The above copyright notice and this permission notice (including the
  14. next paragraph) shall be included in all copies or substantial
  15. portions of the Software.
  16. THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  17. EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  18. MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
  19. IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
  20. LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
  21. OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
  22. WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  23. **************************************************************************/
  24. /*
  25. * Authors:
  26. * Keith Whitwell <keith@tungstengraphics.com>
  27. */
  28. #include "glheader.h"
  29. #include "imports.h"
  30. #include "simple_list.h"
  31. #include "radeon_vtxfmt.h"
  32. #if defined(USE_SSE_ASM)
  33. #include "x86/common_x86_asm.h"
  34. #define EXTERN( FUNC ) \
  35. extern const char *FUNC; \
  36. extern const char *FUNC##_end
  37. EXTERN( _sse_Attribute2fv );
  38. EXTERN( _sse_Attribute2f );
  39. EXTERN( _sse_Attribute3fv );
  40. EXTERN( _sse_Attribute3f );
  41. EXTERN( _sse_MultiTexCoord2fv );
  42. EXTERN( _sse_MultiTexCoord2f );
  43. EXTERN( _sse_MultiTexCoord2fv_2 );
  44. EXTERN( _sse_MultiTexCoord2f_2 );
  45. /* Build specialized versions of the immediate calls on the fly for
  46. * the current state.
  47. */
  48. static struct dynfn *radeon_makeSSEAttribute2fv( struct dynfn * cache, int key,
  49. const char * name, void * dest)
  50. {
  51. struct dynfn *dfn = MALLOC_STRUCT( dynfn );
  52. if (RADEON_DEBUG & DEBUG_CODEGEN)
  53. fprintf(stderr, "%s 0x%08x\n", name, key );
  54. DFN ( _sse_Attribute2fv, (*cache) );
  55. FIXUP(dfn->code, 10, 0x0, (int)dest);
  56. return dfn;
  57. }
  58. static struct dynfn *radeon_makeSSEAttribute2f( struct dynfn * cache, int key,
  59. const char * name, void * dest )
  60. {
  61. struct dynfn *dfn = MALLOC_STRUCT( dynfn );
  62. if (RADEON_DEBUG & DEBUG_CODEGEN)
  63. fprintf(stderr, "%s 0x%08x\n", name, key );
  64. DFN ( _sse_Attribute2f, (*cache) );
  65. FIXUP(dfn->code, 8, 0x0, (int)dest);
  66. return dfn;
  67. }
  68. static struct dynfn *radeon_makeSSEAttribute3fv( struct dynfn * cache, int key,
  69. const char * name, void * dest)
  70. {
  71. struct dynfn *dfn = MALLOC_STRUCT( dynfn );
  72. if (RADEON_DEBUG & DEBUG_CODEGEN)
  73. fprintf(stderr, "%s 0x%08x\n", name, key );
  74. DFN ( _sse_Attribute3fv, (*cache) );
  75. FIXUP(dfn->code, 13, 0x0, (int)dest);
  76. FIXUP(dfn->code, 18, 0x8, 8+(int)dest);
  77. return dfn;
  78. }
  79. static struct dynfn *radeon_makeSSEAttribute3f( struct dynfn * cache, int key,
  80. const char * name, void * dest )
  81. {
  82. struct dynfn *dfn = MALLOC_STRUCT( dynfn );
  83. if (RADEON_DEBUG & DEBUG_CODEGEN)
  84. fprintf(stderr, "%s 0x%08x\n", name, key );
  85. DFN ( _sse_Attribute3f, (*cache) );
  86. FIXUP(dfn->code, 12, 0x0, (int)dest);
  87. FIXUP(dfn->code, 17, 0x8, 8+(int)dest);
  88. return dfn;
  89. }
  90. static struct dynfn * radeon_makeSSENormal3fv( GLcontext *ctx, int key )
  91. {
  92. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  93. return radeon_makeSSEAttribute3fv( & rmesa->vb.dfn_cache.Normal3fv, key,
  94. __FUNCTION__, rmesa->vb.normalptr );
  95. }
  96. static struct dynfn *radeon_makeSSENormal3f( GLcontext *ctx, int key )
  97. {
  98. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  99. return radeon_makeSSEAttribute3f( & rmesa->vb.dfn_cache.Normal3f, key,
  100. __FUNCTION__, rmesa->vb.normalptr );
  101. }
  102. static struct dynfn *radeon_makeSSEColor3fv( GLcontext *ctx, int key )
  103. {
  104. if (key & (RADEON_CP_VC_FRMT_PKCOLOR|RADEON_CP_VC_FRMT_FPALPHA))
  105. return NULL;
  106. else
  107. {
  108. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  109. return radeon_makeSSEAttribute3fv( & rmesa->vb.dfn_cache.Color3fv, key,
  110. __FUNCTION__, rmesa->vb.floatcolorptr );
  111. }
  112. }
  113. static struct dynfn *radeon_makeSSEColor3f( GLcontext *ctx, int key )
  114. {
  115. if (key & (RADEON_CP_VC_FRMT_PKCOLOR|RADEON_CP_VC_FRMT_FPALPHA))
  116. return NULL;
  117. else
  118. {
  119. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  120. return radeon_makeSSEAttribute3f( & rmesa->vb.dfn_cache.Color3f, key,
  121. __FUNCTION__, rmesa->vb.floatcolorptr );
  122. }
  123. }
  124. static struct dynfn *radeon_makeSSETexCoord2fv( GLcontext *ctx, int key )
  125. {
  126. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  127. return radeon_makeSSEAttribute2fv( & rmesa->vb.dfn_cache.TexCoord2fv, key,
  128. __FUNCTION__, rmesa->vb.texcoordptr[0] );
  129. }
  130. static struct dynfn *radeon_makeSSETexCoord2f( GLcontext *ctx, int key )
  131. {
  132. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  133. return radeon_makeSSEAttribute2f( & rmesa->vb.dfn_cache.TexCoord2f, key,
  134. __FUNCTION__, rmesa->vb.texcoordptr[0] );
  135. }
  136. #if 0 /* Temporarily disabled - probably needs adjustments for more than 2 tex units -rs */
  137. static struct dynfn *radeon_makeSSEMultiTexCoord2fv( GLcontext *ctx, int key )
  138. {
  139. struct dynfn *dfn = MALLOC_STRUCT( dynfn );
  140. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  141. if (RADEON_DEBUG & DEBUG_CODEGEN)
  142. fprintf(stderr, "%s 0x%08x\n", __FUNCTION__, key );
  143. if ((key & (RADEON_CP_VC_FRMT_ST0|RADEON_CP_VC_FRMT_ST1)) ==
  144. (RADEON_CP_VC_FRMT_ST0|RADEON_CP_VC_FRMT_ST1)) {
  145. DFN ( _sse_MultiTexCoord2fv, rmesa->vb.dfn_cache.MultiTexCoord2fvARB );
  146. FIXUP(dfn->code, 18, 0xdeadbeef, (int)rmesa->vb.texcoordptr[0]);
  147. } else {
  148. DFN ( _sse_MultiTexCoord2fv_2, rmesa->vb.dfn_cache.MultiTexCoord2fvARB );
  149. FIXUP(dfn->code, 14, 0x0, (int)rmesa->vb.texcoordptr);
  150. }
  151. return dfn;
  152. }
  153. static struct dynfn *radeon_makeSSEMultiTexCoord2f( GLcontext *ctx, int key )
  154. {
  155. struct dynfn *dfn = MALLOC_STRUCT( dynfn );
  156. radeonContextPtr rmesa = RADEON_CONTEXT(ctx);
  157. if (RADEON_DEBUG & DEBUG_CODEGEN)
  158. fprintf(stderr, "%s 0x%08x\n", __FUNCTION__, key );
  159. if ((key & (RADEON_CP_VC_FRMT_ST0|RADEON_CP_VC_FRMT_ST1)) ==
  160. (RADEON_CP_VC_FRMT_ST0|RADEON_CP_VC_FRMT_ST1)) {
  161. DFN ( _sse_MultiTexCoord2f, rmesa->vb.dfn_cache.MultiTexCoord2fARB );
  162. FIXUP(dfn->code, 16, 0xdeadbeef, (int)rmesa->vb.texcoordptr[0]);
  163. } else {
  164. DFN ( _sse_MultiTexCoord2f_2, rmesa->vb.dfn_cache.MultiTexCoord2fARB );
  165. FIXUP(dfn->code, 15, 0x0, (int)rmesa->vb.texcoordptr);
  166. }
  167. return dfn;
  168. }
  169. #endif
  170. void radeonInitSSECodegen( struct dfn_generators *gen )
  171. {
  172. if ( cpu_has_xmm ) {
  173. gen->Normal3fv = (void *) radeon_makeSSENormal3fv;
  174. gen->Normal3f = (void *) radeon_makeSSENormal3f;
  175. gen->Color3fv = (void *) radeon_makeSSEColor3fv;
  176. gen->Color3f = (void *) radeon_makeSSEColor3f;
  177. gen->TexCoord2fv = (void *) radeon_makeSSETexCoord2fv;
  178. gen->TexCoord2f = (void *) radeon_makeSSETexCoord2f;
  179. #if 0 /* Temporarily disabled - probably needs adjustments for more than 2 tex units -rs */
  180. gen->MultiTexCoord2fvARB = (void *) radeon_makeSSEMultiTexCoord2fv;
  181. gen->MultiTexCoord2fARB = (void *) radeon_makeSSEMultiTexCoord2f;
  182. #endif
  183. }
  184. }
  185. #else
  186. void radeonInitSSECodegen( struct dfn_generators *gen )
  187. {
  188. (void) gen;
  189. }
  190. #endif