|
|
|
|
|
|
|
|
pCreateInfo->mipLevels <= 1 && |
|
|
pCreateInfo->mipLevels <= 1 && |
|
|
device->physical_device->rad_info.chip_class >= VI && |
|
|
device->physical_device->rad_info.chip_class >= VI && |
|
|
((pCreateInfo->format == VK_FORMAT_D32_SFLOAT || |
|
|
((pCreateInfo->format == VK_FORMAT_D32_SFLOAT || |
|
|
pCreateInfo->format == VK_FORMAT_D32_SFLOAT_S8_UINT) || |
|
|
|
|
|
|
|
|
/* for some reason TC compat with 4/8 samples breaks some cts tests - disable for now */ |
|
|
|
|
|
(pCreateInfo->samples < 4 && pCreateInfo->format == VK_FORMAT_D32_SFLOAT_S8_UINT)) || |
|
|
(device->physical_device->rad_info.chip_class >= GFX9 && |
|
|
(device->physical_device->rad_info.chip_class >= GFX9 && |
|
|
pCreateInfo->format == VK_FORMAT_D16_UNORM))) |
|
|
pCreateInfo->format == VK_FORMAT_D16_UNORM))) |
|
|
surface->flags |= RADEON_SURF_TC_COMPATIBLE_HTILE; |
|
|
surface->flags |= RADEON_SURF_TC_COMPATIBLE_HTILE; |