Sfoglia il codice sorgente

intel/disasm: Disassemble JIP offset for while

Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Anuj Phogat <anuj.phogat@gmail.com>
Reviewed-by: Matt Turner <mattst88@gmail.com>
tags/19.2-branchpoint
Sagar Ghuge 7 anni fa
parent
commit
6c83a68ebc
Nessun account collegato all'indirizzo email del committer
1 ha cambiato i file con 2 aggiunte e 1 eliminazioni
  1. 2
    1
      src/intel/compiler/brw_disasm.c

+ 2
- 1
src/intel/compiler/brw_disasm.c Vedi File

@@ -1661,7 +1661,8 @@ brw_disassemble_inst(FILE *file, const struct gen_device_info *devinfo,
format(file, "Pop: %"PRIu64, brw_inst_gen4_pop_count(devinfo, inst));
} else if (devinfo->gen < 6 && (opcode == BRW_OPCODE_IF ||
opcode == BRW_OPCODE_IFF ||
opcode == BRW_OPCODE_HALT)) {
opcode == BRW_OPCODE_HALT ||
opcode == BRW_OPCODE_WHILE)) {
pad(file, 16);
format(file, "Jump: %d", brw_inst_gen4_jump_count(devinfo, inst));
} else if (devinfo->gen < 6 && opcode == BRW_OPCODE_ENDIF) {

Loading…
Annulla
Salva